• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. The net name not appearing properly

Stats

  • State Suggested Answer
  • Replies 3
  • Answers 1
  • Subscribers 161
  • Views 6596
  • Members are here 0
More Content

The net name not appearing properly

Ram1234
Ram1234 over 2 years ago

Hi Team,

Good day!,

I have added the power VCC_BAR  symbol in sch and renamed as VCC_3V3.
After the change of the name, the net name(wire name) is to be VCC_3V3, but it was not changed. 

It is showing as VCC_BAR, why?

I have deleted and added new, did the same , but no changes.

GND is fine , it is showing as GND in wire.

so please help me out to solve this isues. 

Thanks,

  • Cancel
  • Sign in to reply
  • Robert Finley
    0 Robert Finley over 2 years ago

    I suspect this is on a sub-level of a hierarchy design.  Do you have a net "VCC_BAR" through a hierarchy port on the top level?

    This is the practice I use.  3v3 pwr net for a circuit sub-block has a specific net name. 

    I count on the top level of the hierarchy to override/connect them together and be easily verified.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Ram1234
    0 Ram1234 over 2 years ago in reply to Robert Finley

    Hi Robert Finley,

    Good day!,

    Can you please expalin in detail to understand more.

    Thanks,

    Ram.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Robert Finley
    0 Robert Finley over 2 years ago in reply to Ram1234

    A lot of my projects are hierarchical, a mix of old and new blocks.

    I built an example DSN file to demonstrate, shared from my public GitHub account. 

    Using a web-browser, go to GitHub.com and add the following:

    <github website> RobertFinleyPublic/RFinleyPublic2

    Top level of the hierarchy is called Page1.  Page 1a is the sub-block.  

    Properties on page1a, net names from the top-level of the hierarchy (page1) are overriding both power and gnd global nets on the sub-block.

    Net names NOT_SYS_5V and SIGNAL_GND are overwritten by the top level, through the rectangular hierarchy block connectors.

    Hierarchical connector blocks named SYS_5V and SYS_GND have no impact on the netlist as far as I know.

    I encourage my engineers to add global net symbols for readability so I don't have a ratsnest of power/gnd wiring on the schematic.

    As long as we use unique (global) vdd net names on sub-blocks, this practice has sharply reduced the power rail netlist errors we had.

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information