• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Differential Pair Setup of Class to Class

Stats

  • State Suggested Answer
  • Replies 18
  • Answers 2
  • Subscribers 164
  • Views 796
  • Members are here 0
More Content

Differential Pair Setup of Class to Class

Sagetech
Sagetech 9 days ago

Trying to configure differential pair spacing from pair to pair and other traces.

I've been following the Parallel Systems Differential Pair tutorial but I'm not getting the results I need. 

I have my diff pair trace width and spacing set up in the physical cset.

I set up a spacing cset and net class to get my pair to pair spacing constrained. When I do this, the pairs do seem to adhere to the pair to pair spacing constraint but I get a DRC on the differential pair line to line spacing set in the physical constraint. If I remove the spacing cset, the pair spacing DRC goes away but the pair to pair spacing is no longer constrained and I can route one pair too close to the next pair.

Been through the instructions a dozen times with the same result. Instructions were published in 2020, maybe things have changed since then?

Thoughts / suggestions?

Tom

  • Cancel
  • Sign in to reply
Parents
  • Sagetech
    0 Sagetech 2 days ago

    Thank you all for the very helpful suggestions. Your tips along with some support from EMA/EDA has me headed in the right direction.

    We typically don't do many designs with diff pairs, mostly low speed digital, higher current power and RF. For past designs that have had a couple diff pairs, I set up some basic design rules and then adjust my routing grid to get the spacing I needed between them - again, simple design with two diff pairs and easy to control this way.

    The recent design I'm dioing requires multiple diff pairs on a fairly dense board so I figured this would be a good time to apply the tools available to keep the routing in check. I didn't think it would turn into such a learning curve but I believe I've got a handle on things now. I'm still a little unsure about the interaction / hiearchy of all of the "csets" but that'll come with use.

    Regards, 

    Tom

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • excellon1
    0 excellon1 2 days ago in reply to Sagetech

    Hi Tom

    That's good you are headed in the right direction. I'm sure your design will work out fine. On the Diff Pairs, there is some depth to getting these setup.
    When time permits, maybe work through some of the examples that was in that PS Design Note. There is much good stuff in there.

    Putting all the gobbly gook aside for a moment. One thing to be aware of is what is driving the numbers. It is the "Stackup". It would be valuable to know how your MFR will build that board in-advance so your math comes out close to expectations. If the stackup is wildly off within the tool then results for the board wont be optimal in particular if dealing with any type of impedance control. "Chicken-Egg" type of situation here.

    Chime back in if you have any additional questions.

    Best Regards.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Reply
  • excellon1
    0 excellon1 2 days ago in reply to Sagetech

    Hi Tom

    That's good you are headed in the right direction. I'm sure your design will work out fine. On the Diff Pairs, there is some depth to getting these setup.
    When time permits, maybe work through some of the examples that was in that PS Design Note. There is much good stuff in there.

    Putting all the gobbly gook aside for a moment. One thing to be aware of is what is driving the numbers. It is the "Stackup". It would be valuable to know how your MFR will build that board in-advance so your math comes out close to expectations. If the stackup is wildly off within the tool then results for the board wont be optimal in particular if dealing with any type of impedance control. "Chicken-Egg" type of situation here.

    Chime back in if you have any additional questions.

    Best Regards.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information