• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Net Logic

Stats

  • State Verified Answer
  • Replies 14
  • Answers 1
  • Subscribers 164
  • Views 3102
  • Members are here 0
More Content

Net Logic

Wildwpe
Wildwpe 20 days ago

Had a really fun task I've been working and I am at the last step.

We had Gerbers from over 20 yrs ago and of course no board or schematic file, so I had to recreate the layout from the Gerber files.  I used DXF imports and the logic commands and have finished the work.  We did output artwork compares using a Gerber tool to confirm accuracies. 

So here's my question:
I created 6 nets that have no logic assigned to them, and I can't seem to delete them form the database.  I am able to rename them, and confirm they are unassigned. Tried every trick I could think of.  Any suggestions? (please no skill code).
Thanks,
Wild

  • Cancel
  • Sign in to reply
  • Hoangkhoipcb
    0 Hoangkhoipcb 19 days ago in reply to B Bruekers

    Hi B Bruekers
    I’d like to add a few more points.

    skill axlDeleteObject(setof(netid axlDBGetDesign()->nets netid->branches == nil && member(netid->name list("NET1" "NET2" "NET3" "NET4" "NET5" "NET6"))))
    BR
    HoangKhoi.
    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • JCTEYSSIER0
    0 JCTEYSSIER0 19 days ago in reply to Wildwpe

    Be aware "space" in directories and files . Sometimes it because they may be interpreted as field separator.

    I never use space ( ) but use underscore (_) instead

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Wildwpe
    0 Wildwpe 19 days ago in reply to B Bruekers

    I'm an old dog, no new tricks...
    Been doing Allegro almost 25 years...

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Wildwpe
    0 Wildwpe 19 days ago in reply to ltoohey

    I was able to figure it out.  The export did not include the unused net.  Was not able to import the netlist, had some type of error.
    However when I created the IPC356 file, these nets were not included, so no issue.
    Thanks for the recommendation.  I consider this case closed.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • avant
    0 avant 19 days ago in reply to Wildwpe

    For future reference, you need to export the library files from Allegro.

    The netlist import needs to see symbol files, pads, and device files.

    On the Export Logic/Netlist tab, select "Other" to generate a flat ascii netlist. This netlist can be edited.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information