Stats

  • State Not Answered
  • Replies 0
  • Subscribers 161
  • Views 100
  • Members are here 0
More Content

How to add via model for SigXplorer post-layout simulation?

YS20250601594

Hi Designers,

I need help with simulation on SigXplorer 17.4 linked with Allegro PCB Editor 17.4
I have a high speed layout and i want to run simulation on one of the DIfferential pairs (DQS) in sigXplorer.
While i am importing the netlist information from pcb editor to SigXplorer, it shows that it could not find a via model for the vias which I have used in the design for layer transition.
I have searched and tried various things for like 3 hrs on how to assign a model, create a model for via. But it didn't workout.
Can anyone help me to accomplish in adding a via model such that in sigXplorer , i can run the simulation to analyze eye-diagram?

The error looks like this in PCB Editor 17.4:

Field solution failed for VIA_7133210-1_EPSM-10GX12_PCB_08AUG25_BB12D6_L1_L5_L1A0W400L9An45W400

FSvia found error in Via model file(VIA_7133210-1_EPSM-10GX12_PCB_08AUG25_BB12D6_L1_L5_L1A0W400L9An45W400)

and the sigexplorer error looks like this

Please help me with this as I need to give a knowledge session in a month or two.

Thanks

Regards

Yash Singh

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.