• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. axlDBCreateVia

Stats

  • Replies 6
  • Subscribers 158
  • Views 14522
  • Members are here 0
More Content

axlDBCreateVia

archive
archive over 17 years ago

Hello all.

I have a lot of unconnected vias. they have no connect line, they are only vias to interconnect negatives shapes together through the cross section.
I want them to be connected to a net. By hand, I have to connect from something (a shape for example) and then put the connection to the via.

I wrote a little routine to this.
I cannot use the axlChangeNet (not allowed for vias).
So i use a workaround:
I extract via xy and name and then use axlDBCreateVia to create a new one at the same point, with the same name but another net.
It works perfectly. all my vias are finally connected. I save the BRD file, reopen it. They are still connected to what I wanted..
But, after some commands in Allegro, they came back to unconnected vias!
I tried to add a axlDBRefreshId on new vias (not really necessary, they are new ;-), run a dbdoctor on the BRD, not better!

Whatever I did, they finish to be unconnected.

Any ideas to fix it?

Thanks in advance.


Originally posted in cdnusers.org by willbi
  • Sign in to reply
  • Cancel
Parents
  • archive
    archive over 17 years ago

    try this approach:
    1) extract the via's name and xy, ...
    2)use cloak to speed up Skill
    3) delete the VIA
    4) place a new via with a net name of your choice
    5) goto 3 for next via
    6) close the cloak

    C:\Cadence\SPB_16.01\share\pcb\examples\skill\DOC\FUNCS ->axlDBCreateVia

    axlDBCreateVia(
    t_padstack
    l_anchorPoint
    [t_netName]
    [g_mirror]
    [f_rotation]
    [o_parent]
    )

    Tobias
    NVidia Germany


    Originally posted in cdnusers.org by tschirmer
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • archive
    archive over 17 years ago

    try this approach:
    1) extract the via's name and xy, ...
    2)use cloak to speed up Skill
    3) delete the VIA
    4) place a new via with a net name of your choice
    5) goto 3 for next via
    6) close the cloak

    C:\Cadence\SPB_16.01\share\pcb\examples\skill\DOC\FUNCS ->axlDBCreateVia

    axlDBCreateVia(
    t_padstack
    l_anchorPoint
    [t_netName]
    [g_mirror]
    [f_rotation]
    [o_parent]
    )

    Tobias
    NVidia Germany


    Originally posted in cdnusers.org by tschirmer
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information