Stats

  • State Not Answered
  • Replies 1
  • Subscribers 26
  • Views 1134
  • Members are here 0
More Content

How does Schematic Audit check for missing pull-up? - [EAUDIT-43/44] Pin SCL/SDA missing pull-up

User999

https://docs.google.com/presentation/d/19MlV-JEe9L6H4nGFRdXZKG8dLEcH1ag3/edit?usp=sharing&ouid=117334059194192322354&rtpof=true&sd=true

Audit Violations

How does System Capture 17.4 schematic audit check for the missing pull-up?

Sometimes it flagged when pull-up is not right after SCL/SDA pins (Slide 4), sometimes it flagged even when pull-up is right after SCL/SDA pins (Slide 6).

How should I set the rules differently to check this error more efficiently?

  • rg13
    0

    Pull up and pull down resistors related error depends on where we have connected them. Also, their maximum and minimum values which can be defined under 'Design Integrity > Configure > Schematic Audit settings' and then 'Parameters'.

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.