• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X Capture CIS
  3. What is the simplest way of verifying components pinout...

Stats

  • State Verified Answer
  • Replies 7
  • Answers 1
  • Subscribers 45
  • Views 7171
  • Members are here 0
More Content

What is the simplest way of verifying components pinout in OrCAD?

mbmsv
mbmsv over 2 years ago
Hello,
I am relatively new to OrCAD. Most of my experience is with PCAD where I could open three views of the component (pinout spreadsheet, schematic symbol, and footprint) simultaneously and then if stepped through the lines in the spreadsheet the corresponding pin would highlight in both the schematic symbol and the footprint. Can I do something like that in OrCAD/Allegro or if not, then how do I quickly verify that the pin numbering is correct?
Thanks.
  • Sign in to reply
  • Cancel
Parents
  • steve
    +1 steve over 2 years ago

    Once the PCB Footprint is specified as a property (and your capture.ini file is configured to where these are stored) you can select a symbol and right click - Show Footprint. If you then select a pin on the symbol it will highlight in the footprint view. If you have the OrCAD CIP tool there is a compare option that will compare the footprint pinout with the symbol pinout and show you any discrepancies.

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
Reply
  • steve
    +1 steve over 2 years ago

    Once the PCB Footprint is specified as a property (and your capture.ini file is configured to where these are stored) you can select a symbol and right click - Show Footprint. If you then select a pin on the symbol it will highlight in the footprint view. If you have the OrCAD CIP tool there is a compare option that will compare the footprint pinout with the symbol pinout and show you any discrepancies.

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
Children
  • mbmsv
    0 mbmsv over 2 years ago in reply to steve

    This is almost as good as in PCAD-2006 :) Well, it was until I tried looking at a 1500-pin FPGA package... Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • mbmsv
    0 mbmsv over 2 years ago in reply to steve
    steve said:
    If you have the OrCAD CIP tool there is a compare option that will compare the footprint pinout with the symbol pinout and show you any discrepancies.

    I have just tried that. It opens and closes Allegro in the background for every check and it gives a simple "All Pin Numbers Matched" message in the end with no visual, so it is not very reaffirming...

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • steve
    0 steve over 2 years ago in reply to mbmsv

    So in general if they match (which is a good thing that is what you will see). If you get mismatches you will see more detail:-

    In this example I have 2 schematic parts with differing pin numbers. You can see the mismatch and would know to fix the part and rename the pin numbers to match the PCB.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • mbmsv
    0 mbmsv over 2 years ago in reply to steve

    Well, that check doesn't guarantee that the Drain and Source of the transistor are not mirrored or something like that. In other words it verifies that each pin number on the symbol has a matching pad number in the footprint and vice-versa but it cannot verify physical positioning of those pads and that's where errors usually occur, at least in my experience.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information