• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Design Entry HDL

Design Entry HDL

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

PSpice

Licensing & Installation

Design Entry HDL

Latest Posts

  • Create a new Post
  • Not Answered

    pxl failed error

    Category: Design Entry HDL

    By myil17

    •

    updated over 4 years ago by myil17

    2 replies • 10072 views
  • Not Answered

    flow manager save project issue

    Category: Design Entry HDL

    By myil17

    •

    started over 4 years ago

    0 replies • 7725 views
  • Not Answered

    "Enable Hierarchical Variants" option is disabled Design Entry HDL

    Category: Design Entry HDL

    By markyd

    •

    started over 4 years ago

    0 replies • 1730 views
  • Not Answered

    Test point on nets within a hierarchical block that don't have a port in the symbol

    Category: Design Entry HDL

    By markyd

    •

    updated over 4 years ago by markyd

    1 replies • 2528 views
  • Not Answered

    global component change problem

    Category: Design Entry HDL

    By myil17

    •

    updated over 4 years ago by myil17

    4 replies • 12270 views
  • Not Answered

    copy a schematic library

    Category: Design Entry HDL

    By myil17

    •

    updated over 4 years ago by srish09

    1 replies • 9425 views
  • Not Answered

    making the same libraries

    Category: Design Entry HDL

    By myil17

    •

    started over 4 years ago

    0 replies • 7784 views
  • Not Answered

    How are the CPM files modified by SPI?

    Category: Design Entry HDL

    By tmd63

    •

    started over 4 years ago

    0 replies • 8772 views
  • Not Answered

    Ref Des Format

    Category: Design Entry HDL

    By Troy Wilson

    •

    updated over 4 years ago by Troy Wilson

    3 replies • 12318 views
  • Not Answered

    Allegro Project Manager

    Category: Design Entry HDL

    By Mohsin Hayat

    •

    updated over 4 years ago by AvengerThanos

    3 replies • 17993 views
  • Not Answered

    Console command for Export Physical

    Category: Design Entry HDL

    By sharx

    •

    updated over 5 years ago by sharx

    2 replies • 11989 views
  • Not Answered

    HDL Multi-section parts are not displaying properly. U1a, U1b etc not seen.

    Category: Design Entry HDL

    By tmd63

    •

    updated over 5 years ago by tmd63

    3 replies • 11954 views
  • Not Answered

    Simplifying ratsnest to a connector or FPGA during routing and update the schematic. I shared a Skill script.

    Category: Design Entry HDL

    By Robert Finley

    •

    updated over 5 years ago by RFinley

    6 replies • 15128 views
  • Not Answered

    Allegro 17.2 Desgin Entry HDL Error (SPCOCD-553)

    Category: Design Entry HDL

    By Mohsin Hayat

    •

    updated over 5 years ago by Mohsin Hayat

    2 replies • 16598 views
  • Not Answered

    Bottom Up Hierarchical Design

    Category: Design Entry HDL

    By mmov

    •

    updated over 5 years ago by tmd63

    4 replies • 16062 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information