• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Unused Pads suppression

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 163
  • Views 17191
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unused Pads suppression

archive
archive over 17 years ago

I have a board that I have suppressed unused pads and vias.  When doing a copper fill area, the fill has places where a drill hole that is part of the same net gets close or just touches the fill.  Is there a way to correct this?  An image of the problem is attached.

Thanks!

vias.doc
  • Cancel
  • steve
    steve over 17 years ago

    In constraint manager check your hole to space constraint settings. You may also need to check the analyze - analyze modes to ensure the hole to options are activated.

    Steve

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

     No matter what I set the shape to hole spacing to, it does the same thing.  All of the settings in analysis modes are turned on.

     

    Barry

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    I found the solution.  I had placed on oversize value for line/cline in the dynamic shape instance parameters.  This was forcing the fill to clear the via that it is supposed to be connected to.

    I don't see a way for DRC to catch this.  I generated gerbers and these were caught visually.  Is there a way to catch them with DRC?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago
    One more note on this in case anyone ever has this issue.  When the oversize amount forces the fill to be pushed more than half way over the via, the pad for the via is turned off and it looks like the attached drawing.  If you decrease the oversize until the fill is at the halfway point of the via, the pad is turned on and the problem goes away.  Still, it would be nice for DRC to flag these.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 17 years ago

    Barry - Can I suggest that you raise this issue direct with either Cadence via sourcelink or your local support. I think this is an issue that needs to be fixed.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information