Stats

  • Locked Locked
  • Replies 2
  • Subscribers 164
  • Views 14909
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Off-page connector name overwrites global net names

tltoth

Hi,

I've a circuit on multiple schematic pages connected by off-page connectors to make a PCB from. When I wished to simulate that - and added some voltage sources etc.- I noticed that the off-page connector name overwrote my "0" net even if it was global. Playing with net names I've found that Off-page connectors are the highest in hierarchy followed by power nets. The "net-alias" is at the lowest level. It is always overwritten by the above two.

How can we simulate our circuit if we don't want to make two schematics, one for simulation and another for PCB?

Parents
Reply
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.