• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Diff pair spacing rules

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 165
  • Views 12957
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Diff pair spacing rules

microsoftpc
microsoftpc over 16 years ago

I have a diff pair route at 4-6-4 and it is part of our ADDR bus. The nets in the ADDR bus have a 12 mil line-to-line spacing to all nets within the ADDR bus and to all other nets. I am now getting a DRC spacing error to the two diff pair nets since they are being routed at 4-6-4. I thought there was a solution to this but can't remember.

 Does anybody have an idea?

  • Cancel
  • steve
    steve over 16 years ago

    You need to make sure you are running at least Allegro Performance 16.2 latest hotfix. In Constraint Manager - Physical set the diff pair min line spacing to be 6. This should clear your DRC's.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information