• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. BGA internal Wire length given

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 163
  • Views 13363
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

BGA internal Wire length given

purikku22
purikku22 over 16 years ago
hello! its been a while... right now we are doing a ddr3 wiring. i have some few questions regarding constraint settings for propagation delay. the customer provided us the list of BGA internal wire length, where do we input that data in the constraint? we are required to satisfy N(BGA wire interna wire lenght)+Dimm1+Dimm2... we are able to set the prop delay in Dimm1+Dimm2, but we do not know how to input the N value? any help would do. thanks. eric
  • Cancel
  • BrynH
    BrynH over 16 years ago

     You can do this by adding a Pin Delay to the BGA pins and enabling Pin Delay Analysis ( Setup> Constraints > Modes >Electrical Options).

    The pin delays can be manually added in constraint manager or you can import a pin delay file into Allegro.

    If you search for "Simple example of how to use pin delays with Minimum Propagation Delay" in Sourcelink you'll see a detailed example of this.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • purikku22
    purikku22 over 16 years ago
    BrynH thanks for the resource. its very helpful. ill try to follow that
    as a reference...ill post again here if it is successful. tnx a lot

    BrynH wrote:
    >
    > You can do this by adding a Pin Delay to the BGA pins and enabling
    > Pin Delay Analysis ( Setup> Constraints > Modes >Electrical Options).
    >
    > The pin delays can be manually added in constraint manager or you can
    > import a pin delay file into Allegro.
    >
    > If you search for "Simple example of how to use pin delays with
    > Minimum Propagation Delay" in Sourcelink you'll see a detailed example
    > of this.
    >
    >
    >
    >
    >
    >
    > You received this email because you subscribed to notifications for
    > the Cadence PCB Design Forum. To unsubscribe, log in, go to forums,
    > and change your forum subscriptions.
    >
    > http://www.cadence.com/community/forums/ForumSubscriptions.aspx
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information