Stats

  • Locked Locked
  • Replies 2
  • Subscribers 163
  • Views 3531
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Design HDL [Concept] page reset/renumbering

KerryMurphy

Hello all.

OK, apparently in some manner I'm having issues with my schematic pages where they get renumbered. Not sure how that can occur if you're not adding / inserting / removing pages during the capture of the schematic, but it has happened. Can anyone share their expertise in how this can be corrected? I'm aware of the keyboard commands 'force page reset' and so forth, but maybe there's a way to get things back w/o having to go to each page and run this command - like when you have 10+ pages it would be much less time w/o using the keyboard command. Hope to hear something soon - have a good one.

  • grasshopper

     The Logic Design Forum is intended for Formal Verification, DFT, and Synthesis. I believe the Packaging / SPB forum will be able to help you with your question

    thanks,

    gh-

  • Jerry GenPart
    Hi –

    In DEHDL, you can try the “hier_write forcereset” command. That will run through

    the forcereset command across the entire hierarchy.

    Let us know if that resolves it for you.

    Jerry
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.