• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. problem about pspice simulation

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 165
  • Views 16162
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

problem about pspice simulation

kanghc85
kanghc85 over 15 years ago

Hello !

 I am a learner about pspice,when I simulate my circuit, I find there is a problem that I cann't solve by myself.

 The circuit that I draw is a Analog multiplication circuit, when I run it, the  last of the out file is an errror as below:

ERROR -- Circuit Too Large!
EVALUATION VERSION Limit Exceeded for "Q" Devices!

Anyone who can help me ,I  will be very appreciated.

Thank you!

 

I put the out file here:

**** 12/02/09 21:23:27 *********** Evaluation PSpice (Nov 1999) **************

 ** Profile: "SCHEMATIC1-2sincos"  [ c:\program files\orcad_demo\1-schematic1-2sincos.sim ]


 ****     CIRCUIT DESCRIPTION


******************************************************************************

 


** Creating circuit file "1-schematic1-2sincos.sim.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries:
* Local Libraries :
* From [PSPICE NETLIST] section of pspiceev.ini file:
.lib "nom.lib"

*Analysis directives:
.TRAN  0 1000ns 0
.PROBE
.INC "1-SCHEMATIC1.net"


**** INCLUDING 1-SCHEMATIC1.net ****
* source 1
R_R14         6 5  8.2k 
Q_Q2         N00137 8 N00154 Q2N2222
R_R15         11 10  8.2k 
R_R16         0 3  13k 
R_R17         0 13  13k 
D_D1         1 N00117 MBD101
D_D2         1 N00137 MBD101
R_R5         7 N00748  500 
Q_Q11         N00810 9 N00936 Q2N2222
Q_Q3         N00117 N00148 5 Q2N2222
R_R7         7 N01034  500 
R_R8         7 N01037  500 
V_V3         N02794 0 15Vdc
Q_Q13         N00820 N00969 11 Q2N2222
V_V4         0 7 -15Vdc
Q_Q1         N00117 4 N00148 Q2N2222
Q_Q12         N00810 N00936 10 Q2N2222
Q_Q14         N00820 12 N00969 Q2N2222
Q_Q4         N00137 N00154 6 Q2N2222
D_D3         3 N00748 MBD101
R_R6         7 N01098  500 
Q_Q15         10 13 N01034 Q2N2222
R_R11         1 N02794  3.3k 
R_R12         2 N02794  3.3k 
R_R13         14 N02794  3.3k 
Q_Q7         2 N00137 N00810 Q2N2222
R_R2         6 N00154  4k 
R_R1         5 N00148  4k 
R_R3         7 N00283  500 
R_R9         10 N00936  4k 
R_R10         11 N00969  4k 
R_R4         7 N00286  500 
Q_Q16         11 13 N01037 Q2N2222
Q_Q8         14 N00117 N00810 Q2N2222
Q_Q9         2 N00117 N00820 Q2N2222
Q_Q5         5 3 N00283 Q2N2222
Q_Q10         14 N00137 N00820 Q2N2222
Q_Q6         6 3 N00286 Q2N2222
V_V1         4 8 
+SIN 0 1 50 0 0 0
V_V2         9 12 
+SIN 0 1 50 0 0 0
D_D4         13 N01098 MBD101

**** RESUMING 1-schematic1-2sincos.sim.cir ****
.INC "1-SCHEMATIC1.als"

 

**** INCLUDING 1-SCHEMATIC1.als ****
.ALIASES
R_R14           R14(1=6 2=5 )
Q_Q2            Q2(c=N00137 b=8 e=N00154 )
R_R15           R15(1=11 2=10 )
R_R16           R16(1=0 2=3 )
R_R17           R17(1=0 2=13 )
D_D1            D1(1=1 2=N00117 )
D_D2            D2(1=1 2=N00137 )
R_R5            R5(1=7 2=N00748 )
Q_Q11           Q11(c=N00810 b=9 e=N00936 )
Q_Q3            Q3(c=N00117 b=N00148 e=5 )
R_R7            R7(1=7 2=N01034 )
R_R8            R8(1=7 2=N01037 )
V_V3            V3(+=N02794 -=0 )
Q_Q13           Q13(c=N00820 b=N00969 e=11 )
V_V4            V4(+=0 -=7 )
Q_Q1            Q1(c=N00117 b=4 e=N00148 )
Q_Q12           Q12(c=N00810 b=N00936 e=10 )
Q_Q14           Q14(c=N00820 b=12 e=N00969 )
Q_Q4            Q4(c=N00137 b=N00154 e=6 )
D_D3            D3(1=3 2=N00748 )
R_R6            R6(1=7 2=N01098 )
Q_Q15           Q15(c=10 b=13 e=N01034 )
R_R11           R11(1=1 2=N02794 )
R_R12           R12(1=2 2=N02794 )
R_R13           R13(1=14 2=N02794 )
Q_Q7            Q7(c=2 b=N00137 e=N00810 )
R_R2            R2(1=6 2=N00154 )
R_R1            R1(1=5 2=N00148 )
R_R3            R3(1=7 2=N00283 )
R_R9            R9(1=10 2=N00936 )
R_R10           R10(1=11 2=N00969 )
R_R4            R4(1=7 2=N00286 )
Q_Q16           Q16(c=11 b=13 e=N01037 )
Q_Q8            Q8(c=14 b=N00117 e=N00810 )
Q_Q9            Q9(c=2 b=N00117 e=N00820 )
Q_Q5            Q5(c=5 b=3 e=N00283 )
Q_Q10           Q10(c=14 b=N00137 e=N00820 )
Q_Q6            Q6(c=6 b=3 e=N00286 )
V_V1            V1(+=4 -=8 )
V_V2            V2(+=9 -=12 )
D_D4            D4(1=13 2=N01098 )
_    _(7=7)
_    _(1=1)
_    _(2=2)
_    _(9=9)
_    _(4=4)
_    _(10=10)
_    _(5=5)
_    _(14=14)
_    _(8=8)
_    _(6=6)
_    _(13=13)
_    _(11=11)
_    _(12=12)
_    _(3=3)
.ENDALIASES

**** RESUMING 1-schematic1-2sincos.sim.cir ****
.END

ERROR -- Circuit Too Large!
EVALUATION VERSION Limit Exceeded for "Q" Devices!

 

  • Cancel
Parents
  • tltoth
    tltoth over 15 years ago

    EVALUATION VERSION Limit Exceeded

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • tltoth
    tltoth over 15 years ago

    EVALUATION VERSION Limit Exceeded

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information