Stats

  • Locked Locked
  • Replies 0
  • Subscribers 165
  • Views 12403
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Allegro (16.0) autorouter and constraints

sharted

 so, I still have the problem that the Allegro autorouter violates my constraints, and I don't know why.  if I put my smd_pad to via spacing at 16 mils, it will place a via at 12 (sometimes) and if I set it at 12, it will place it at 8 (or something).  it's not like the autorouter can't place the via farther away, in many cases the via has no other nets/pads/vias with 100mils+ but it still chooses to violate the constraint.  WHY DOE IT DO THAT!

 

how do I get the autorouter to respect my constraints and continue to push/pull until it gets rid of as man conflicts as it can?

 

any help would be great.

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.