• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. defining region

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 164
  • Views 14596
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

defining region

mfshakir
mfshakir over 15 years ago

hello all, can any buddy help me to defining region so i can have different constraint set for fan out and other routing

  • Cancel
  • Cadpro2K
    Cadpro2K over 15 years ago

     

    Problem

    I have a component on a board that has very small pin to pin spacing. It is less than the default rules, and I get many pin to pin DRCs on this component. Can I set up constraint region across this component to allow smaller pin spacing around this component?

    Solution

    You can setup constraint region around this component and avoid these DRCs.

     

    Open constraint manager and create a Spacing Constraint set (CSet) for the constraint region.

    1. Open Constraint Manager

    2. Select the Spacing Domain, All Layers worksheet

    3. Right mouse button (RMB) on the Objects and select Create Spacing CSet

    4. Type the name of Spacing CSet and change the pin to pin constraints that allow pin to pin spacing for the 'special' component.

     

    Create a region and assign a spacing CSet to the region.

    1. In Constraint Manager, select Region > All Layers

    2. RMB > Create Region

    3. Give a name to the region, and select OK

    4. On the Region worksheet, select the region that you just created, and assign the Spacing CSet that you had created in the previous step. The rules of the spacing CSet are automatically inherited by the Region.

     

    Create a shape on the Constraint Area subclass and assign the region rules to it.

    1. On Allegro PCB Editor, select Shape > Polygon or Rectangular.

    2. In the Options panel on the right hand side, select a Class/Subclass of Constraint Region/All.

    3. From the drop down in the Options panel, select the region you had defined in the previous step.

    4. Draw the rectangle or polygon around the component.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mcatramb91
    mcatramb91 over 15 years ago

    One thing to note:  If you are just trying to avoid Pin to Pin DRCs on the same component you can add the Symbol Property "NODRC_SYM_SAME_PIN" to the symbol definition which will disable the Pin to Pin checks within the same symbol.  Now if you are trying to avoid Trace to Trace (Line to Line) DRCs when connecting to the pins then you will be forced to add a region as specified above.

    Hope this helps,
    Mike Catrambone

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information