• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. I am having some issue with IDF file

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 163
  • Views 14614
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

I am having some issue with IDF file

Raam
Raam over 15 years ago

I am having some issue with IDF file and details given bellow.

In Footprint at placebound property i am assigning maximum height of the component and also the placebound area i am creating larger size than the actual body size, because this shows the package to package separation error, so in the IDF file obviously component will have approximate (larger) size with correct height which i given and this makes problem in CAD like showing the component hitting with encloser

My requirements:.

Any one of the actual body shape should have the property of max-height, which is going to support IDF file.

Other one of the shape should have the property of package clearance, which supports to show the package to package error.

  • Cancel
  • Cadpro2K
    Cadpro2K over 15 years ago

     Yes.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Cadpro2K
    Cadpro2K over 15 years ago

     Here's what I do:

    My place-bound area is the maximum component size, with the MAX_HEIGHT property attached (for IDF output)

    I also have a PLACEMENT_BOUNDY layer which shows my placement keep-out region. This is on all my footprints, so when I go into allegro and lay out my board I turn this layer on, and it shows me overlaps (not a DRC function).

    You can also play with the new DFA (design for assembly) DRC functionalities, and see if that fits your needs. I don't use it because I don't have a tremendous amount of parts on my board, and haven't taken the time to set up the 'truth tables'.

    Good day.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Raam
    Raam over 15 years ago
    If the boards have plenty of components, DRC function helps me more to save time and for package to package i need to put bigger Place bound or DFA size than the actual component size for better component assemble and solder.So can you tell me how to assign DRC set for the package over lapping (or) is it possible to see the DFA bound top in 3D view instead of place bound?I am waiting for your kind replayThank you.Raam

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information