• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Newbie DDR2 PCB design

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 164
  • Views 13099
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Newbie DDR2 PCB design

komikumi
komikumi over 14 years ago

 I'm routing a PCB with 1 CPU and 2 DDR2 SDRAM. Follow some doccuments from the Inthernet I created 4 group : DATA, ADDRESS, CONTROL and SCLK and also did lenght matching for 4 groups above. My question is: how will I set the constrain about the length of the one of above groups to each other ?

SCLK >  ADDRESS > CONTROL > DATA or

SCLK = ADDRESS = CONTROL = DATA ?

In PCB editor, there are two option for the unit of the delta value (propagation delay), because the speed of the the current between the TOP layers and MID layers are difference but why many peoples use the unit in [mm] (or mil) instead using the unit in [ns] ?

Hope sombody give me some advice about this problem.

Thank you.

 

 

 

 

  • Cancel
  • Mike Veal
    Mike Veal over 14 years ago

     There have been lots of conference papers about this. You can get them by clicking the "resource library" link at the top of this page and searching.

     

    This was mine from a few years ago:

    http://www.cadence.com/rl/Resources/conference_papers/stp_cdnliveemea07_ddrconstraints_veal.pdf

    In it I show what needs to be constrained and how the constraints are inter-related. I suggest a wiring scheme to make constraints easier. If you have questions on this presentation, I'll do my best to help.

     

    These DDR papers are good:

     For DDR2/3:

    http://www.cadence.com/rl/Resources/conference_papers/8.4Presentation.pdf

    For DDR3:

    http://www.cadence.com/rl/Resources/conference_papers/stp_designcon08_DDR3Altera.pdf

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • komikumi
    komikumi over 14 years ago
    Dear Mr Mike Veal, many thanks for your usefull links, I'll read them. Best regards
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information