• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Avoiding Text in Etch layer -keepin DRC errors

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 1697
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Avoiding Text in Etch layer -keepin DRC errors

themaccabee
themaccabee over 14 years ago

Hi ,

 I'm using allegro 16.3.

I m creating a  route keepin shape along the border of  my PCB. I need to place some text in etch layer outside the board for fabrication purpose.

This will generate a DRC of Keep In error.Other than manually waiving this error is it possible to exculde this text from DRC checking?

Regards

 

 

 

  • Cancel
  • steve
    steve over 14 years ago

    I don't think there is a way to avoid the DRC (short of waiving it as you have already stated). You could add some custom subclasses to the manufacturing layer and add the text to them, then include those extra layers as part of your artwork BUT be careful that you do not create any errors because you will not get DRC's of this text to actual etch classes,  which is why it may be better to leave the text as is and waive the DRC.............

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • themaccabee
    themaccabee over 14 years ago

    Thank you Steve..

    One more question about DRC errors..

    What is the standard industry practice about DRC errors in general before releasing PCB design files, im asking this because im a novice in this field.

    When im doing the PCB design , Im setting up some constraints, And there is some unavoidable but tolerable DRC errors when im completing the design.

    I know this errors are harmless & doesn't cause any issues.

    I can waive these errors & can deliver it to the customer.Is it that way the standard industry practice? Or have we to do some thing different?Because if there is any future modification in the PCB file the waived DRCs may appear again.

    Thanks for any help

    Regards

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 14 years ago

    Not sure about an industry standard but I have always tried to send PCB's out with zero errors. That as we all know is not always possible, so with the waive DRC at least you can add comments to the waived DRC's so that you have history as to when and why you waived the DRC. That means next time you or a collegaue opens the board to make changes the info is stored in the board file.

    Hope that helps....

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information