• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. line to smd pin spacing DRC error when deleting routed ...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 165
  • Views 14516
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

line to smd pin spacing DRC error when deleting routed nets

Dhiraj
Dhiraj over 13 years ago

Hello everyone!

Though i am not new to PCB design, i have some serious problem here .. some one please help me out!

I am using cadence OrCAD 16.0 .. I am designing a 12 layer Virtex-5 based board and i have almost completed 60% of the routing process .. Off late, i had to make a few changes in the schematic, i.e., remove a few connnections .. when i am done with schematic editing,i have updated the net list and imported logic in allegro pcb editor as i always do.

But, 176 DRC errors were raised saying "line to smd pin spacing" ..I thought removing/deleting the routed lines wil solve the problem .. but it did not.I have deleted all the unwanted routed nets from the design, but still these errors remain ..

If this problem cannot be resolved, the only option left with me is to go back and start routing from scratch ..

Some one please help me how to resolve this issue .. Thank you ..

  • Cancel
  • girish
    girish over 13 years ago

    *Run databse check   Tools>database check:update all DRC's

    *What is the constraint type ?  Same net DRC ?

     If not solved attach the DRC report once here 

    Regards,

    Girish Kumar 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Dhiraj
    Dhiraj over 13 years ago

    Thank you Mr. Girish, I really appretiate your concern.

    The problem is solved. This looks funny though! but, when i deleted the unwanted nets first and then imported logic, i did not get any errors.

    I don't know why it gave me hell of errors when  i did it the reverse way.

    Any way, thank you for responding. 

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information