• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Problem with 12-pulse controlled rectifier (PSPICE)

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 164
  • Views 13464
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with 12-pulse controlled rectifier (PSPICE)

Gravy
Gravy over 13 years ago

Hello. I dont know if is the correct forum. My english es bad.

I have a problem with a 12-pulse controlled rectifier. The average voltage data did not coincide with theoretically calculated data. What is the error?

I get 934V with the theoretical calculations and 1080V with PSPICE.If I change the angle of shot (alpha) I get more and more different voltages. 


The code is:

*
.PARAM Vm = {400*SQRT(2/3)}
.PARAM f = 50
.PARAM p = {1/f}
.PARAM alpha = 30.1
.PARAM delay = {alpha/360/f}
.PARAM delay1 = {(alpha+330)/360/f}
*
Va a n SIN(0 {Vm} {f} 0 0 0)
Vb b n SIN(0 {Vm} {f} 0 0 -120)
Vc c n SIN(0 {Vm} {f} 0 0 120)
Xscr1 a g1 1 SCR
Xscr3 b g3 1 SCR
Xscr5 c g5 1 SCR
Xscr4 0 g4 a SCR
Xscr6 0 g6 b SCR
Xscr2 0 g2 c SCR
Vg1 g1 0 PULSE(0 1 {delay} 0 0 {p/2} {p})
Vg2 g2 0 PULSE(0 1 {delay+1*p/6} 0 0 {p/2} {p})
Vg3 g3 0 PULSE(0 1 {delay+2*p/6} 0 0 {p/2} {p})
Vg4 g4 0 PULSE(0 1 {delay+3*p/6} 0 0 {p/2} {p})
Vg5 g5 0 PULSE(0 1 {delay+4*p/6} 0 0 {p/2} {p})
Vg6 g6 0 PULSE(0 1 {delay+5*p/6} 0 0 {p/2} {p})

*
Va1 a1 n1 SIN(0 {Vm} {f} 0 0 30)
Vb1 b1 n1 SIN(0 {Vm} {f} 0 0 -90)
Vc1 c1 n1 SIN(0 {Vm} {f} 0 0 150)
Xscr1a a1 g1a 2  SCR
Xscr3a b1 g3a 2  SCR
Xscr5a c1 g5a 2  SCR
Xscr4a 1  g4a a1 SCR
Xscr6a 1  g6a b1 SCR
Xscr2a 1  g2a c1 SCR
Vg1a g1a 0 PULSE(0 1 {delay1} 0 0 {p/2} {p})
Vg2a g2a 0 PULSE(0 1 {delay1+1*p/6} 0 0 {p/2} {p})
Vg3a g3a 0 PULSE(0 1 {delay1+2*p/6} 0 0 {p/2} {p})
Vg4a g4a 0 PULSE(0 1 {delay1+3*p/6} 0 0 {p/2} {p})
Vg5a g5a 0 PULSE(0 1 {delay1+4*p/6} 0 0 {p/2} {p})
Vg6a g6a 0 PULSE(0 1 {delay1+5*p/6} 0 0 {p/2} {p})

*

L1 2 3 120mH IC=0
R1 3 0 12

.LIB ep3.lib
.TRAN 25us 200ms 180ms 25us UIC
.PROBE
.FOUR 50 30 I(R1)
.END

 

 

A greeting and thanks

  • Cancel
  • Alok Tripathi
    Alok Tripathi over 13 years ago

    It appears that SCR gate firing sequence are not synchronized with input voltages. At the output I do not see 12 pulses. Are you getting 12pulse in one cycle at output? This could be the reason of voltage mismatch.

    You may want to try with six pulse bridge first, and add two such with a phase shift of 30degree.

    Hope this helps.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information