• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Dangling Line report

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 16485
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Dangling Line report

TH Designs
TH Designs over 12 years ago

When I run the Dangling Line, etc.... report, it returns a bunch of errors. When I look into these errors, I can not see anything wrong.

Where are the settigns configured for this check and is there a utility that will clean up any dangling lines?

Don't suggest Gloss, I ran that and ended up with several traces running through mounting holes.

Tom

  • Cancel
  • budnoel
    budnoel over 12 years ago

    Sometimes these dangling lines are extremely hard to see.  I've found that sometimes there is a tiny cline extending from the center of the target pin and I've had to delete all clines and reconnect them to correct the error.  I've included an example below.  Not sure if this is the problem but it's what I've experienced in the past.

    • dangling_lines.jpg
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • DawnC
    DawnC over 12 years ago

    Another trick is to turn off everything but Etch.  Then snap to the coordinates.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • TH Designs
    TH Designs over 12 years ago
    budnoel said:

    Sometimes these dangling lines are extremely hard to see.  I've found that sometimes there is a tiny cline extending from the center of the target pin and I've had to delete all clines and reconnect them to correct the error.  I've included an example below.  Not sure if this is the problem but it's what I've experienced in the past.

    Yup, those are the little devils causing me some headaches.

    The big battle now is that it seems that any via that does not have a trace from the top to bottom layer is causing errors. For example, a via from inner layer 2 to inner layer 4 shows as an "antenna via" eventhough the trace routing is perfectly acceptable.

    I need to find where thes get specified, or at least where the trace layer to layer pairs get set up.

    Tom

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information