Stats

  • Locked Locked
  • Replies 0
  • Subscribers 164
  • Views 12715
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

HOW TO CHECK SEED SCHEMATICS IN CONCEPT HDL?

yuvarajvolt

 pcb tool : cadence allegro        schematic tooi : concept HDL

 Hi,

    Am using seed schematics for tester layouts. usually am editing that schematic and adding circuits.

    Here my question is after completed schematic, how can i compare completed schematic with the original seed schematic.

    Because i have to know whether any pins were deleted or missmatched and etc...... 

    any suggestions....? 

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.