• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Simulating VHDL code with R-L load

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 164
  • Views 12648
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Simulating VHDL code with R-L load

SHRINI88
SHRINI88 over 11 years ago
Hi guys, 
I have this VHDL Code which is perfectly simulating in Modelsim with dummy load, but now i want to use real R-L load ,so i am thinking to import vhdl code to orcad and connect the load to the code and simulate it into Pspice Please tell me how to do this.????
Thanks in advance
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information