Stats

  • Locked Locked
  • Replies 8
  • Subscribers 167
  • Views 16289
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

OrCAD16.6 DRC check problem: "Net has two or more aliases"

Hossein1357

Hi,

I have used net names of my power symbols for various pins. Running DRC I see below messages. How can I get rid of such messaes?

INFO(ORCAP-2212): Check Power Ground Mismatch
QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U18,PVIN  PVIN  DDR1V8
                    SCHEMATIC1, 05-DDR2 & GP Flash  (106.68, 185.42)
QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U18,VDDQ  VDDQ  DDR1V8
                    SCHEMATIC1, 05-DDR2 & GP Flash  (106.68, 175.26)
QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U16,VDD  VDD  DDR1V8
                    SCHEMATIC1, 05-DDR2 & GP Flash  (241.30, 22.86)
QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U16,VDD  VDD  DDR1V8
                    SCHEMATIC1, 05-DDR2 & GP Flash  (243.84, 22.86)

Any comment would be appreciated.

Thanks in advance,

Hossein

Parents
  • francomaggi

    I also have this problem and I do not see any issue with my design either.

    Browsing the DRC, I see other names have been attached to the concerned power nets. Those "alternative" and confusing aliases that trig errors reflect power pin names.

    My feeling is that, whenever OrCAD finds a power port, it attaches a tag to the power net it connects to or, better, it tries to rename the power network with pin names, generating more than one net aliases. Later, when running DRC, it will complain about this.

    Is my suspect correct? How do I eventually remove this annoying option?

Reply
  • francomaggi

    I also have this problem and I do not see any issue with my design either.

    Browsing the DRC, I see other names have been attached to the concerned power nets. Those "alternative" and confusing aliases that trig errors reflect power pin names.

    My feeling is that, whenever OrCAD finds a power port, it attaches a tag to the power net it connects to or, better, it tries to rename the power network with pin names, generating more than one net aliases. Later, when running DRC, it will complain about this.

    Is my suspect correct? How do I eventually remove this annoying option?

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.