Stats

  • Locked Locked
  • Replies 4
  • Subscribers 165
  • Views 16447
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

question of DRC check for Soldermask to cline spacing with respect to top and bottom layers

swe2501

Hello everyone~

I've meet a weird problem.

The DRC check can only find the spacing error of top layer, but can't find the error of bottom layer , I mean the Soldermask to cline spacing . 

I've set the parameter in the blank of "Line to Thru Via", both layers TOP and BOTTOM I've set 0.2mm.

Additionally I've also set the parameter in the blank of "Soldermask to Pad or cline spacing",too.

Is there any to make DRC check find this spacing error of bottom layer?

Parents
  • swe2501

    Dear Steve~

    The problem is solved!

    THX U very much~~ 

Reply
  • swe2501

    Dear Steve~

    The problem is solved!

    THX U very much~~ 

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.