• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. New pin number found instead of Old one!.

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 164
  • Views 17025
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

New pin number found instead of Old one!.

Hossein1357
Hossein1357 over 11 years ago

Hi,

I see a strange behavior in Allegro PCB 16.6. I swap a location - D17 pin in SP6 FGG484 package with AA2 - in Allegro PCB and apply back annotation. Then I want to find the D17 pin in schematic and surprisingly I find new pin number - here AA2 in our example - instead of what I looked for - D17 - and I can't find D17 any longer in schematic? Below picture depicts actually what I find in my search. Click on the picture to see it completely. Can anybody please help?!.

Hossein

 

  • swapped pin.jpg
  • View
  • Hide
  • Cancel
  • Hossein1357
    Hossein1357 over 11 years ago

    I wish if anyone could help me on this issue.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 11 years ago

     If you make pin swaps in Allegro and back annotate the pins are physically moved on the schematic symbol so if you swapped D17 with AA2 then AA2 will be where D17 was and vice versa. Is it on another section of the symbol?. It won't disappear but it with move to the swapped location.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Hossein1357
    Hossein1357 over 11 years ago

    Yes, they are in two seperate parts of my symbol. I searched for both pins and found out that D17 is located in AA2 location.

    Thanks,

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Hossein1357
    Hossein1357 over 11 years ago

    Sometimes I see error messages in different stages of updating Schematic from PCB.

    1- I see below message in Allegro PCB when I want to export logic to Back Annotate Schematic:

    Error: Can't find destination directory 'D:/OrcadProject/REV5/SSPAV05_03/Net'.

    However, I select the Net folder again and run it successfully.

    2- When I want to Back Annotate schematic I see below errors in session log:

    ERROR(ORDBDLL-1108): No physical object present to attach property to.
       N6731110:  NET_PHYSICAL_TYPE   Part or Net stuff attempted, but failed
    ERROR(ORDBDLL-1108): No physical object present to attach property to.
       N6731110:  NET_SPACING_TYPE   Part or Net stuff attempted, but failed
    ERROR(ORDBDLL-1108): No physical object present to attach property to.
       N6730690:  NET_PHYSICAL_TYPE   Part or Net stuff attempted, but failed
    ERROR(ORDBDLL-1108): No physical object present to attach property to.
       N6730690:  NET_SPACING_TYPE   Part or Net stuff attempted, but failed

    3- I have two pins which I created a NetClass for them in PCB. Sometimes when I try to Back Annotate schematic I see this message in swap file:

    .Section2 UpdateProperties Nets UppercaseCombined
    "{Net Name}"    "NET_PHYSICAL_TYPE"    "NET_SPACING_TYPE"
    "N6731110"    "MECH&PROBE"    "MECH&PROBE"
    "N6730690"    "MECH&PROBE"    "MECH&PROBE"
    .End

    How come that after create netlist it removes these two special net from their NetClass?

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Hossein1357
    Hossein1357 over 11 years ago

    Hi,

    I made back annotate after swaping some pins in PCB and exported it to Schematic. Now, if I do create netlist and open PCB from Schematic, I will see below error messages:

    #1 ERROR(ORCAP-36036): Multiple pin Y3's which have different nets connected for U22: SCHEMATIC1, 08-FPGA IO0 (22.86, 73.66).
    Check for incorrect packaging of all devices in U22.
    #2 ERROR(ORCAP-36036): Multiple pin Y2's which have different nets connected for U22: SCHEMATIC1, 08-FPGA IO0 (162.56, 12.70).
    Check for incorrect packaging of all devices in U22.
    #3 ERROR(ORCAP-36018): Aborting Netlisting... Please correct the above errors and retry.

    As far as I remember, I just swapped (Y2, Y3) with (A13, C13) !. when I looked at it further, I realized that these two pins were first unused pins in another schematic page. Now, if I look for Y2/A13 or Y3/C13 I see just one location in sheet and that's New pins(Y, Y3)!..

    How could this be happen?!. I am confused. What shall I do?

    Hossein
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information