• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. "Standard" via definition

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 166
  • Views 2812
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"Standard" via definition

Grubi
Grubi over 10 years ago

If I set via "standard" definition or padstack like this

Drill hole circle 0.300mm / Regular pad circle 0.700mm / Thermal Relief, AntiPad are all NULL.

Soldermask TOP and BOTTOM are also NULL. Symbol size is 1mm.

Min. track/track and track/pad consraints are set to 0.150mm

Is there some problems I can expect. Just notice on an old design, some of the vias have soldermask, but other don't. Have same padstack, but I think those that don't have solder mask was from "copy/paste" type. Any explanation on this? Is there place in the manual where this is discussed in detail?

Thanks :)

  • Cancel
Parents
  • ScottCad
    ScottCad over 10 years ago
    The sizes you choose should be ok but keep in mind if you want to have the via copper exposed on the board then you need to add a soldermask to the padstack for the top and bottom layers. Some board houses like to have soldermask covering all via's on a board as opposed to leaving the via copper visible. I have seen this is common place on PCB's that are made in Asia. You might consider adding some manufacturing notes to your fab drawing so the board house makes for you what you need. Scott
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ScottCad
    ScottCad over 10 years ago
    The sizes you choose should be ok but keep in mind if you want to have the via copper exposed on the board then you need to add a soldermask to the padstack for the top and bottom layers. Some board houses like to have soldermask covering all via's on a board as opposed to leaving the via copper visible. I have seen this is common place on PCB's that are made in Asia. You might consider adding some manufacturing notes to your fab drawing so the board house makes for you what you need. Scott
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information