• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. How to set up via hole to via hole constraint in Allegro...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 165
  • Views 15765
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to set up via hole to via hole constraint in Allegro version 16.3?

techk
techk over 10 years ago

I mostly use Allegro version 16.3 to support customers.

I can set component hole to hole spacing in constraint manager.

However, this does not flag via hole to via hole errors.

Is there a way to set up via hole to via hole constraint?

The only thing I can think of is to set the via pad annular ring to be the same on all vias and use via to via spacing.

Thanks,

Dan

  • Cancel
  • Soundman99
    Soundman99 over 10 years ago

    That should be an option, if you select Spacing, the Vias tab should have Thru Via to Thru Via spacing.  As you mention, you can set them, but they won't be visible if you don't have them turned on.  Go to Setup --> Constraints --> Modes and select Spacing Modes.  Make sure that under Vias you have "Thru via to thru via" selected.  Often times our engineers get these turned off, and the DRCs will not be viable.

    You may also need to set-up the Same Net Spacing, and turn Same net thru via to thru via on, if you aren't seeing those populated as a DRC.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • techk
    techk over 10 years ago

    Thanks,

    Thru via to thru via constraint is measured from the edges of the via pads, not the edges of via holes.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Tom Nguyen
    Tom Nguyen over 6 years ago

    Hi Dan,

    Do you have a solution to set up via hole to via hole constraint?

    Thanks,

    Tom

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information