Stats

  • Locked Locked
  • Replies 1
  • Subscribers 166
  • Views 12743
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

fan-out, rule to keep fan-out outside of a package outline

doginwater

Hello, 

I am a new user of PCB Designer, so apologies of the beginner question.

How can I specify to keep fanout via outside of a package footprint? This makes debugging easier

Thanks for your help, 

Parents
  • steve
    You could add a Via Keepout shape to the footprint so you would see a DRC for any via that was added inside the part.
Reply
  • steve
    You could add a Via Keepout shape to the footprint so you would see a DRC for any via that was added inside the part.
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.