• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Clearance issue

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 166
  • Views 13690
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clearance issue

Superman89
Superman89 over 9 years ago

Hi,

I'm using PCB Editor 16.6 but I'm not getting clearance between the the unconnected net and the copper area. I've tried setting the spacing using constraint manager as well as Global dynamic shape parameters. I was getting spacing between unconnected nets for another PCB for same settings. Could you please advice what additional settings should I check? 

Thanks !

  • Cancel
Parents
  • Superman89
    Superman89 over 9 years ago

    Thanks !! Really appreciate it.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Superman89
    Superman89 over 9 years ago

    Thanks !! Really appreciate it.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information