• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. 2 Layer PCB Design

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 166
  • Views 13017
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

2 Layer PCB Design

kapp
kapp over 9 years ago

Hi All,

I am making the PCB of SI1143 gesture control. I am making the 2 layer PCB , (Top & Bottom). I have three connections along with other connections.

I have a confusion that how can I represent the connection of VCC and ground.

I am giving two voltages to my circuit and one ground . Since in Schematic, I connected the circuit with symbols like VCC and ground. But in PCB editor how can show the connection of VCC and ground ?

How to make the connection of Vcc and ground by Via in PCB editor.

Can somebody suggest me for this as soon as possible? I am stuck at this point.

  • Cancel
  • steve
    steve over 9 years ago
    Normally by default the VCC and GND nets are not shown. Try Setup - Constraints - Constraint Manager then go to the Properties tab - Net -General Properties and look for the No Rat column. It will be set to ON for VCC and GND so select the On and change the drop down to Clear. Then the nets should be shown.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kapp
    kapp over 9 years ago
    Thanks for the Reply. I went to route then automatic route. I did fanout. then routing. I got 10 errors in my netHi all,

    I'm experiencing a problem
    when routing through power planes.

    I've setup this simple stackup

    top
    gnd plane
    vcc plane
    bottom

    If the router (manual or auto)
    places a via between top and bottom layers,
    the DRC shows a spacing violation with gnd.


    'Item 1 < DRC ERROR >

    ' Class: DRC ERROR CLASS
    ' Subclass: GND
    ' Origin xy: (1503.56 1230.00)
    '
    ' CONSTRAINT: Shape to Thru Via Spacing
    ' CONSTRAINT SET: DEFAULT
    ' CONSTRAINT TYPE: NET SPACING CONSTRAINTS
    ' Constraint value: 5 MIL
    ' Actual value: 0 MIL


    This happens when the power planes have been etched
    (either before or after routing).


    Why there is no clearance beetwen the via
    and the etched planes?
    How can I avoid this error?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information