Stats

  • Locked Locked
  • Replies 2
  • Subscribers 166
  • Views 17001
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Allegro Design Entry-DRC-Check Power Ground Mismatch Query

jkpbala

Hi,

Please find below my query regarding DRC check in the Allegro Design Entry CIS 16.6, Please help to clarify,

Example#1:

If power pin (Eg. GND1) connected to different GND net (Eg. AGND) then I'm getting below Question in DRC Check,

INFO(ORCAP-2212): Check Power Ground Mismatch
QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U1,GND1 GND1 AGND
Schematic, Page 03 (8.40, 9.30)

Expectation based on Example#1:

but if the Power Pin (Eg. GND1) mistakenly connected to different signal Net (Eg. ENABLE) instead of power Net, why not the tool (Allegro Design Entry 16.6) show similar question !!??

I expect below question but tool not showing it in the DRC check result !! (is it only checking within Power pins ??!!)

INFO(ORCAP-2212): Check Power Ground Mismatch
QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U1,GND1 GND1 ENABLE
Schematic, Page 03 (8.40, 9.30)

Is there any option to find & fix this mistaken connection on the DRC checking ??!! (I think one option is to configure ERC matrix but would like to know is there any other option!!)

Thanks for your support & Clarification..

Thanks.

Parents
  • jkpbala

    Hi oldmouldy,

    Thanks for your prompt response & clarification..

    Below is my case with actual circuit example, but DRC check do not show net has two or more alias..!!

    For Pin 4 DRC showing, (here i think tool assumes Net alias for pin same as pin name (GND2) & comparing with actual net name (GND) and showing mismatch)

    INFO(ORCAP-2212): Check Power Ground Mismatch
    QUESTION(ORCAP-1589): Net has two or more aliases - possible short? Y1,GND2 GND2 GND
    Schematic, Page 03 (8.40, 9.30)

    But Pin 2 as well is power pin but mistakenly connected to signal XTAL2 instead of GND but no where in the DRC I'm getting as below,

     Net has two or more aliases - possible short? Y1,GND1 GND XTAL2

    Could you please help clarify DRC setting to identify this kind of manual error..

    Thanks,

    Bala.

Reply
  • jkpbala

    Hi oldmouldy,

    Thanks for your prompt response & clarification..

    Below is my case with actual circuit example, but DRC check do not show net has two or more alias..!!

    For Pin 4 DRC showing, (here i think tool assumes Net alias for pin same as pin name (GND2) & comparing with actual net name (GND) and showing mismatch)

    INFO(ORCAP-2212): Check Power Ground Mismatch
    QUESTION(ORCAP-1589): Net has two or more aliases - possible short? Y1,GND2 GND2 GND
    Schematic, Page 03 (8.40, 9.30)

    But Pin 2 as well is power pin but mistakenly connected to signal XTAL2 instead of GND but no where in the DRC I'm getting as below,

     Net has two or more aliases - possible short? Y1,GND1 GND XTAL2

    Could you please help clarify DRC setting to identify this kind of manual error..

    Thanks,

    Bala.

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.