• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. OrCAD PCB 16.6 - inconsistent anti-pads

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 166
  • Views 1832
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

OrCAD PCB 16.6 - inconsistent anti-pads

embeddedTom
embeddedTom over 8 years ago

I've inherited a PCB design that's got some issues. The latest strangeness I've found is that it looks like only two via's have the correct anti-pad size (pic attached. Red circle shows correct anti-pad via's). All the via's are set to the correct size, but only two came out that way. The rest are oversized by a fixed amount (about 14 mils).

Still new to PCB 16.6, but I think I've searched all possible places that would change the anti-pad sizing, but cannot find the reason.

What did I miss?

Thanks.

Tom

  • Cancel
  • oldmouldy
    oldmouldy over 8 years ago
    There will be differing rules applied. From the menu, Check>Constraints, or Display>Constraint for the legacy menus, left-click and drag the to select the Pin / Via and Shape and the resolved Constraint will be displayed. You may have Pin / Via, Net, Net Class overrides applied.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • embeddedTom
    embeddedTom over 8 years ago
    Thanks. That's a handy feature.

    After using it though, I'm confused by what I've found. The resolved constraint pop-up says that the "incorrect" anti-pads have a 12 mil air gap. But all the DRC settings are set to 15 mils! How can that be?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • redwire
    redwire over 8 years ago

    There's more detail in the pop-up than you are reading.  There are multiple layers of rules in play here.  Post up a screen shot of the DRC errors or if you want, zip up the board and PM or post here.  It's a constraint in effect that is causing the issue that you're not looking at.  Or, you might need to "Update DRC" if you've turned everything off and the error still exists...

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information