• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Length match diff pair from pin to via

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 166
  • Views 15432
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Length match diff pair from pin to via

aricbeaver
aricbeaver over 7 years ago

Hello everyone,

Is it possible to length/propagation match traces from pin to via then via to pin? I know you can do the entire trace but there doesn't seem to be a way to do this without net scheduling. Any ideas?

Thx,

Aric

  • Cancel
Parents
  • mcatramb91
    mcatramb91 over 7 years ago

    Hi,

    If you are talking about length matching between the two nets in the diff pair from Via transition back to the Pin than it is available in Allegro 17.2

    Static Phase Control at Via Transitions

    • Default Static Phase DRC calculates the phase length from the Receiver Pins back to its designated Driver Pins. When the static phase constraint value is exceeds a DRC marker is reported at the Driver Pin. A new optional behavior will now perform the static phase length calculations from each differential pair via transition back to its designated Driver Pins, and report a DRC marker when the constraint value is exceeded.

    Hope this helps,
    Mike Catrambone

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • mcatramb91
    mcatramb91 over 7 years ago

    Hi,

    If you are talking about length matching between the two nets in the diff pair from Via transition back to the Pin than it is available in Allegro 17.2

    Static Phase Control at Via Transitions

    • Default Static Phase DRC calculates the phase length from the Receiver Pins back to its designated Driver Pins. When the static phase constraint value is exceeds a DRC marker is reported at the Driver Pin. A new optional behavior will now perform the static phase length calculations from each differential pair via transition back to its designated Driver Pins, and report a DRC marker when the constraint value is exceeded.

    Hope this helps,
    Mike Catrambone

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • aricbeaver
    aricbeaver over 7 years ago in reply to mcatramb91

    Hey Mike, what license has this option? I can't seem to find it using PCB Editor with the High-speed option.This is more along the lines of what I am looking. Do you know if it can be accomplished per diff pair not cross diff pair? Thanks!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mcatramb91
    mcatramb91 over 7 years ago in reply to aricbeaver

    Hi,

    It is available in Allegro 17.2 using the High Speed option but it was released back in August 2017.  If you don't see it than I would update to the latest ISR to gain access to the functionality. Once the behavior is enabled under Constraint Modes all Diff Pairs will start checking phase at each Via Transition inside of the same diff pair only.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information