Stats

  • Locked Locked
  • Replies 1
  • Subscribers 164
  • Views 7400
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can I rebuild the pspice netlist from scratch?

FormerMember
FormerMember

I have a mixed-signal design with both simulated and non-simulated parts (marked with spsnetlist_ignore=true properties) . It was simulating fine, but at some point it stopped working - I would just get "no simulation data for marker" errors on many of the nets. Frustratingly, it would even show me the sort of glitching warnings I'm simulating to find (at times that make sense) but when I ask it to plot those warnings I get the same errors. It seems like it is simulating, but that there is a net name mismatch between the schematic and simulation. Similarly, some nets plot fine when I probe a pin, but not when I probe the wire. If I cut-and-paste a part out and back into the design it sometimes starts working better, sometimes worse.

I've tried re-annotating and re-netlisting with various options, as well as pushing tools > sync netgroup, cutting and pasting large portions of the design, and starting new simulation profiles. The data collection options in the simulation profile are set to collect everything but the internal sub-circuits. All this serves to make it work differently, but not necessarily better or worse - some nets start working, some stop working, whether I can access the information by probing the wire vs. pin changes, etc. It all seems really strange.

Here's a little example from the schematic, grey probes give the "no data" error, black probes work fine:

The whole schematic is like that.

I found this thread online:

https://forum.allaboutcircuits.com/threads/orcad-pspice-probing-issue-no-simulation-data-for-marker.78461/

which indicates I need to start from scratch, but I really hope that's not the case. Certainly there must be a way to just rebuild the pspice netlist from scratch?

Parents
  • FormerMember
    FormerMember

    Ok... I wouldn't say I've "figured it out", but if anybody else ends up in this place the following steps worked for me (order is probably important):

    * Go through your entire schematic, starting from the top and descending into each hierarchical block, and cut-and-paste everything on every page (can use ctrl-A, ctrl-X, ctrl-V).

    * Do tools > sync netgroup

    * Annotate using these settings:

    * Netlist using these settings:

    Worked for me, on this particular occasion. Phase of the moon today is Waning Gibbous... that may or may not be important.

Reply
  • FormerMember
    FormerMember

    Ok... I wouldn't say I've "figured it out", but if anybody else ends up in this place the following steps worked for me (order is probably important):

    * Go through your entire schematic, starting from the top and descending into each hierarchical block, and cut-and-paste everything on every page (can use ctrl-A, ctrl-X, ctrl-V).

    * Do tools > sync netgroup

    * Annotate using these settings:

    * Netlist using these settings:

    Worked for me, on this particular occasion. Phase of the moon today is Waning Gibbous... that may or may not be important.

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.