• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. How to short a net and a shape on layout using VIA

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 165
  • Views 15919
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to short a net and a shape on layout using VIA

Leron
Leron over 7 years ago

Dear Support,

I have a question on how to short a net and a shape on different layers using the NET_SHORT property.

In my schematic I have the situation below:

PGND is the orange shape on L3 and AGND are the two nets connected to the two VIAS.

Using the NET_SHORT property on the two 2:3 VIA I was able to have them connected to the shape.

However, it still seems to be missing the connectivity between the two VIAS that should be provided by the PGND shape.

Is there any way to prevent this? 

Thanks a llot

Francesco

  • Cancel
Parents
  • excellon1
    excellon1 over 7 years ago

    Hi

    On your schematic you have three nets, VSS, AGND, PGND. Are you wanting to short VSS and AGND to the PGND Shape with vias on the board using the net_short property.

    Perhaps I am reading this wrong but is that what you are trying to do ?

    Thanks Paul.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Leron
    Leron over 7 years ago in reply to excellon1

    Hello Paul,

    The final goal is to short VSS and AGND to PGND. However, in the picture both VIA are connected to AGND.

    I would expect that once net_short has been set on both they should be connected while the blue line seems to indicate that connection is still missing.

    Thanks for your help

    Francesco

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Leron
    Leron over 7 years ago in reply to excellon1

    Hello Paul,

    The final goal is to short VSS and AGND to PGND. However, in the picture both VIA are connected to AGND.

    I would expect that once net_short has been set on both they should be connected while the blue line seems to indicate that connection is still missing.

    Thanks for your help

    Francesco

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • oldmouldy
    oldmouldy over 7 years ago in reply to Leron

    Quite hard to tell exactly what is going on from just a screenshot but possible issues could be: Shapes are Dynamic and not up to date, check Shape>Global Dynamic Parameters or Design Status; the PGND shape is Static, rather than Dynamic and won't be updated to connect the Vias, change the Shape Type to Dynamic could help; you are using Negative Artwork and Dynamic Shapes and the Shapes need to be updated to reflect the connectivity change. Dynamic Shapes and positive artwork would be the recommended approach to Shapes, Shape updating of "Smooth", or "Rough", would ensure that Shape to object connectivity gets updated "as you go"

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Leron
    Leron over 7 years ago in reply to oldmouldy

    Hi oldmouldy and thanks for your reply.

    PGND shape is dynamic. Indeed you can see that the vias are completely surrounded by it (because of the NET_SHORT property on the VIA)rather than having the clearence as if they were on different nets.

    My question is why the two vias are not logically connected on the layout even if both have NET_SHORT set to AGND:PGND.

    Francesco

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • excellon1
    excellon1 over 7 years ago in reply to Leron

    Hello Francesco

    Might I suggest that you do not use Net Short to fool the PCB nets. Doing this will mean that your netlist from the schematic does not actually
    reflect what is on the board.

    If you have multiple Ground Planes, such as VSS, AGND, PGND etc on the schematic and your intent is to have them joined on the board
    then a good way to accomplish this is by using zero Ohm resistors between those nets at the schematic level. On your board you will then
    have basically a component joining in the ground planes and your board will electrically match the schematic.

    You could even make a Small copper ground plane part with two pins and a similar schematic Symbol to do the net joining. 

    A good rule of thumb on any design is, If it does not exist on the schematic then it should not exist on the board.

    Thanks Paul. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information