• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Trace length matching

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 165
  • Views 18299
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Trace length matching

Sagetech
Sagetech over 7 years ago

I have three traces that need to be matched within a certain percent. ONE of these traces has a resistor inline. How do I combine the two nets that comprise the signal trace into something that CM can calculate the trace lengths and add them together for comparison to the other two? I have tried combining them into a net group and adding that to the match group but that doesn't seem to work.

I only have two traces to do this to and can easily just use the old calculator and add the two lengths together, but I thought there might be another way to have it calculated automatically.

Ver 16.6 latest SP

Thanks, 

Tom

  • Cancel
  • steve
    steve over 7 years ago

    add a default signal model to the resistor and then Allegro with auto create an xnet of the two nets either side of the resistor (one net combined). Watch https://www.youtube.com/watch?v=KLPfatmaxz0&t=13s

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
  • Sagetech
    Sagetech over 7 years ago in reply to steve

    As usual, great concise answers - thanks Steve!

    Tom

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • CadAce2K
    CadAce2K over 6 years ago in reply to steve

    Hi Steve. Once I get the XNets created in CM, what constraints should I set to get the XNets to DRC correctly? I've got them set up, and values are being determined, but I don't get a 'RED' indicator when I analyze them. Something doesn't seem to be set correctly yet. Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 6 years ago in reply to CadAce2K

    Check Analyze - Analysis Modes - Electrical and make sure that the DRC s turned on. A big clue is that the Column header will have a Yellow background. If it does this means that the DRC mode in not enabled.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • CadAce2K
    CadAce2K over 6 years ago in reply to steve

    Bingo! Case solved. Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information