• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Signal Integrity Position open at Force10 Networks

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 164
  • Views 12370
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Signal Integrity Position open at Force10 Networks

archive
archive over 20 years ago

Force10 Networks currently has a SI position open as described below.
If you are interested, please send your resume to me. To find out more about Force10 Networks, Inc. go to www.force10networks.com. To see this job listing and apply online go to www.force10networks.com/company/careers.asp



Member of Technical Staff - Hardware Engineering/Signal Integrity Engineer - Milpitas, CA

Force10 Networks, Inc. is seeking a self-motivated individual that will be responsible for defining, developing, and analyzing signaling topologies for hi-speed digital interfaces. This person would be responsible for pushing technology to the limits in designing 10Gbs and beyond networking circuit boards.


Duties will include the following:

Modeling hi-speed I/O's, chip packages, printed circuit board interconnects, and connectors with respect to parameters such as reflections, crosstalk, ISI and designing to overcome these effects.

Perform both timing and clock distribution analysis and design.

Perform I/O cell and package pinout assignments.

Take and correlate lab measurements to simulations.

Troubleshoot interface issues.


Requirements:

BSEE degree with 5+ years experience in signal integrity analysis.

Strong foundation in transmission line theory.

Experience with spice simulation tools.

Experience with board simulation tools (Cadence Specctraquest, Mentor Graphics Hyperlynx, ICX, XTK). Experience with 3D modeling and model validation software is a plus.

Experience taking hi-speed laboratory measurements using the latest oscilloscopes, Vector Network Analyzers, Spectrum Analyzers, Time Domain Reflectometers and Bit Error Rate Testers.

Strong understanding of PCB layout principles.

Ability to work well with others in a team environment as well as independently to setup printed circuit boards for simulation and lab equipment for measurement.

Good debugging skills.

Excellent communication skills, both written and oral, as well as exceptional design organizational skills.


Regards,

Peter Tomaszewski 408-571-3564 - desk
Force10 Networks, Inc. 408-571-3660 - fax
1440 McCarthy Blvd.
Milpitas, CA 95035
tomaz@force10networks.com


Originally posted in cdnusers.org by tomaz
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information