Stats

  • Locked Locked
  • Replies 1
  • Subscribers 164
  • Views 12802
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Double-counting issue of IBIS model

archive

Hi,

As I know, PCB SI is able to process double-couting issue of IBIS model. But, how about Dual-Core case and/or Dual-Processor? In case of complex test load, is it able to define the arbitrary test load by user? Thank you in advance.

BRs,

Sogo Hsu, Ph. D.
Foxconn


Originally posted in cdnusers.org by sogohsu
  • archive

    Hi, Sogo,
    Just saw your question.

    1. about dual-core or daul-processor question, I think it will depends on what you have. If it fits IBIS's methodologies, PCB SI should be able to handle it;
    2. About complex test-loads, for now, DML(Cadence's device model) can have self-define test-loads for differential pairs. In the near future, DML will be able to use self-define single-end test-load as well.

    Hope this helps,

    Lance Wang


    Originally posted in cdnusers.org by lwang
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.