Stats

  • Locked Locked
  • Replies 1
  • Subscribers 164
  • Views 12390
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VRM and capacitor placement in Allegro PCB PI

archive

In Allegro PCB PI, if there are many capacitors on the chosen power plane pair, it wastes time on placing the decoupling capacitors on the board in the post-simulation. Is there any way to auto-assign the capacitor to the actual placement on the board? Besides, only a VRM can be placed for a power plane pair, but if the actual VRM has multiple phases, how does the VRM be properly placed?


Originally posted in cdnusers.org by GinoChen

  • Auto-assigning PI models to capacitors used in a completed board is not supported. My recommendation is to use the Signal Model Assignment GUI to assign PI models to the capacitor types used in the design. In setup under Libray select only the capacitors from the board to be used. A small test case is attached you can explore and play with.

    Not sure I fully understand your VRM question. If with multiple phases you refer to a time domain behavior, you would have to transform this into an equivalent description in the frequency domain and customize the VRM model accordingly.
    Hope this helps. Juergen


    Originally posted in cdnusers.org by Juergen
    model_jf.zip
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.