• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Wrapping encrypted Hspice model

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 164
  • Views 13838
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Wrapping encrypted Hspice model

archive
archive over 19 years ago

Hi,

My understanding is that we can wrap hspice buffer models given a subckt definition. Is that true?

I am attaching the information I have fromt the vendor. I appreciate if anybody let me know if I can wrap this model to .dml.

Thanks,
-Bobby


Originally posted in cdnusers.org by baltaf
Driver.doc
  • Cancel
  • archive
    archive over 19 years ago

    I couldn't find your attachment. But basically, yes, you can do that.


    Originally posted in cdnusers.org by lwang
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    The answer changes based on whether you are using Tlsim or Hspice as the simulation engine under AllegroSI. 

    If you are targeting your simulation to Hspice, the process is naturally simpler and you can use encrypted and non-encrypted models.  Ken Willis wrote a good app-note on how to do this under Articles->Multi-GigaHertz at:  http://www.cdnusers.org/community/allegro/Resources/resources_pcbsi/mgh/Howto_wrapHSPice.zip

    If you are targeting your simulation to Tlsim (the native simulator), then you will likely need to perform various syntax conversions and possibly get stuck because Tlsim/Espice does not support M element transistors.

    Hope that helps,
    Donald


    Originally posted in cdnusers.org by Donald Telian
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    Hi Bobby,

    Even I am trying to convert the .sp in the deck to a .dml format.
    If you were successful in doing that, could you plz share that.

    I assume you would need a .SUBCKT in your main .sp file so that u can define it as Cadence Espice and then Wrap it.

    In the 'driver.doc' which u attached, there is just a function being called, and the .SUBCKT is in some other file. I think you need to bring those .subckt to the main .sp file and then wrap it as espice, either manually or using spc2dml.

    Thanks, Bipin


    Originally posted in cdnusers.org by bipindhavale
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    Bobby/Bipin,

    Appendix B in the aSI-Hspic_Guide.pdf explains how to wrap an encrypted Hspice model.  The PDF file can be found at this link:

    http://www.cdnusers.org/Articles/Download/tabid/163/Default.aspx?title=Using%20Hspice%20as%20the%20Simulation%20Engine%20Under%20Allegro%20PCB%20SI

    Donald


    Originally posted in cdnusers.org by Donald Telian
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information