• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Extracting coupled nets to SigXP

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 13364
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Extracting coupled nets to SigXP

archive
archive over 19 years ago

I would like to be able to extract a victim net and two or four adjacent aggressors from PCB SI to SigXP to perform some detailed "what if" crosstalk experiments.  I know that I can build coupled topologies in SigXP, but to attempt to duplicate the net structure from PCB SI in SigXP would be incredibly time consuming.  At some point there was an app note that talked about using Specctraquest to create black box models for coupled nets, but I cannot seem to find it.

Does anybody have any suggestions or comments?

I am using PCB SI 610 15.7.


Originally posted in cdnusers.org by drewd
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Hi Drew,

    The secret explained in that appnote was to get PCB SI to do the simulation you want and grab the interconn.spc file and stuff it into an Espice Black Box model for sigxp.  While that sounds simple enough, the bulk of the difficulty lies in getting the correct data from ntl_rlgc.inc also into the black box in the correct way.  It's do-able once you understand the technique explained in the appnote.

    There were actually a couple appnotes that explained this.  I'll browse the site to see if I can locate where it is now and will post the link if I find it.

    One caveat though.  Note that you won't be able to easily "what if" the interconnect crosstalk in the black box, but only whatever else you might draw around it.

    Hope that helps,
    Donald


    Originally posted in cdnusers.org by Donald Telian
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Hi Drew,

    The secret explained in that appnote was to get PCB SI to do the simulation you want and grab the interconn.spc file and stuff it into an Espice Black Box model for sigxp.  While that sounds simple enough, the bulk of the difficulty lies in getting the correct data from ntl_rlgc.inc also into the black box in the correct way.  It's do-able once you understand the technique explained in the appnote.

    There were actually a couple appnotes that explained this.  I'll browse the site to see if I can locate where it is now and will post the link if I find it.

    One caveat though.  Note that you won't be able to easily "what if" the interconnect crosstalk in the black box, but only whatever else you might draw around it.

    Hope that helps,
    Donald


    Originally posted in cdnusers.org by Donald Telian
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information