Stats

  • Locked Locked
  • Replies 2
  • Subscribers 164
  • Views 1192
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Hspice in PCB SI- unable to simulate with MS and vias

archive

Hi,
I am attempting to do Hspice simulations in PCBSi.
I extracted the routed topology from Constraint Manager into SigXp and then replaced the tlsim models by hspice macro models.
So my circuit is driven by cds stimdrvr, microstrip lines, vias and a few hspice input buffer models.
When I run simulation it runs and generate the *lis file with warnings. Section of stdout is attached.
However, if I transform the topology for Constraint manager, all my microstrips are changed to TL and vias are replaced by t-points. This time simulation runs successfully and I see the waveforms in sigwave.

Q1. What does these warning means and how can i eliminate them?
Q2. After transforming the topology how can I be sure that my circuit is intact and includes all RLC parameter of routed traces and vias?

many thanks,
Saad.

*********************** stdout file contents below**********************
Warnings and errors found in listing:

area= 1.00 pj= 0. ikr= 0. amp
expli= 0. amps explir= 0. amps jtun= 0. amps
jtunsw= 0. amps ntun= 30.00

**warning** 23:rll2a0w1000_l8a225w1250defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05
.
.
**warning** 35:rll14an180w1250_l14a45w1250defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05

**warning** 35:rll14an180w1250_l20an270w1000defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05

**warning** 35:rll14a45w1250_l20an270w1000defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05

HSPICE job main_gen.spc completed.
Wed Feb 7 14:24:41 MET 2007


Originally posted in cdnusers.org by Saad
Parents
  • archive

    Q2 : You should choose right option to exact extraction to SigXP.
    You can't miss if you find the option in CMGR to extract, Options => Electrical CSet Extraction => Choose All @ CMGR

    Good Luck.


    Originally posted in cdnusers.org by imsong
Reply
  • archive

    Q2 : You should choose right option to exact extraction to SigXP.
    You can't miss if you find the option in CMGR to extract, Options => Electrical CSet Extraction => Choose All @ CMGR

    Good Luck.


    Originally posted in cdnusers.org by imsong
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.