• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Pin Discrepancies between OrCAD Capture and Allegro Pins...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 166
  • Views 14534
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Pin Discrepancies between OrCAD Capture and Allegro Pins on Translated OrCAD Layout PCB File

jaritter
jaritter over 6 years ago

I am working on a design which was originally done in OrCAD Layout (.max file).  I installed the translation utility and migrated it to Allegro.  (Currently running 17.2)  I have several connectors with mechanical (non-connect) mounting pins defined in the footprint, plus a BGA that has two fiducials in the footprint.  For each of those parts, I get the following message in netrev.lst:

#2   WARNING(SPMHNI-184): Device library warning detected.

WARNING: J9 component device pin number mismatch; cannot replace.

The only way I have found to work around this is to redefine the mechanical pins as connect pins and then add them to the schematic symbol.  This goes against our normal schematic symbol processes since non-connect mounting pins, fiducials, etc., are not supposed to appear in the schematic.  (As differentiated from, say, the mounting holes for a D-sub connector where these would typically be connected to chassis ground for shielding purposes)

Does anyone have a bright idea how to fix this between the Allegro footprints and OrCAD schematic symbols?

Thanks!

  • Cancel
  • steve
    steve over 6 years ago

    Make sure that the pins in the footprint are indeed Mechanical pins (no pin number). If they do have a pin number delete the pin number text and save the footprint. If they are connect pins the pin quantity between the schematic symbol and the PCB Footprint MUST match. The Netrev.lst should list the actual pin mismatches so you can see where the issues are. 

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information