• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Test nodes and Rnets oh my!

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 164
  • Views 15253
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Test nodes and Rnets oh my!

archive
archive over 18 years ago

Hey all.

I am trying to create models for two different circuit components. The first is a single pin test node. Basically the schematic symbol has one and only one pin. I need to create a espice or ibis model of this and have been having a really tough time. All I really want this to be is a small capacitiance to ground. This seems to be quite elusive.

The second model I am trying to create is for a rnet. The schematic symbol has three sections. Two sections of bussed resistors and one section of power pins. For some reason when I try to apply a si model to any one section I cant "hook it up" to the other sections or to VCC. Some help here??

Matt Skogmo


Originally posted in cdnusers.org by MSkogmo
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Donald,

    We use both SigXp and PCB_SI. At this point, we are extracting the net topology off of the schematic through constraint manager. When we try to extract any net that has one of these test nodes, SigXp complains that all discrete components need models and bails out.

    I am including a little .gif of the resistor nets. In this particular shot, the three components are labeled RN1,2,3 but in reality, they would all be part of the same network... Notice the pin numbers.


    Originally posted in cdnusers.org by MSkogmo
    • rpack.gif
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Donald,

    We use both SigXp and PCB_SI. At this point, we are extracting the net topology off of the schematic through constraint manager. When we try to extract any net that has one of these test nodes, SigXp complains that all discrete components need models and bails out.

    I am including a little .gif of the resistor nets. In this particular shot, the three components are labeled RN1,2,3 but in reality, they would all be part of the same network... Notice the pin numbers.


    Originally posted in cdnusers.org by MSkogmo
    • rpack.gif
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information