• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. SI analysis report

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 164
  • Views 12975
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SI analysis report

archive
archive over 18 years ago

Hey all,

In my design i am having Processor(mpc7457) to L3_cache  interface  when i  did SI analysis for data signal from processor to L3_cache i.e when processor acts as driver and L3_cache as reciver the Noise margin is 642.53 mv and waveform looks like sine wave and when L3_cache   acts as driver and processor as a reciver the  Noise margin is 179.49mv.

Here i am attaching waveforms of both the simulations with the name U29 i.e processor and U30 i.e L3_cache. i need clarification wheather the sine waveforms from  two configrations as explained above are acceptable or not .


Originally posted in cdnusers.org by prashanthkumar.tm
L3_DATA16.zip
  • Cancel
  • archive
    archive over 18 years ago

    can't see your attachment by some reasons.


    Originally posted in cdnusers.org by lwang
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hey all,

    In my design i am having Processor(mpc7457) to L3_cache  interface  when i  did SI analysis for data signal from processor to L3_cache i.e when processor acts as driver and L3_cache as reciver the Noise margin is 642.53 mv and waveform looks like sine wave and when L3_cache   acts as driver and processor as a reciver the  Noise margin is 179.49mv.

    Here i am attaching waveforms of both the simulations with the name U29 i.e processor and U30 i.e L3_cache. i need clarification wheather the sine waveforms from  two configrations as explained above are acceptable or not .


    Originally posted in cdnusers.org by prashanthkumar.tm
    • u29(driver)_u30(reciver).jpg
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    A sine wave is usually a sign that you are driving the buffer at a rate too fast for its edge rate to keep up. In your first figure, you have to determine if your set up and hold margins are acceptable. The U29-U30 looks OK but I can't tell you if you have enough timing margin. You might also want to run a PRBS to see what the eye looks like.


    Originally posted in cdnusers.org by Kalevi2
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    The effect of "too fast" according to edge rate exist also.
    But, why don't you low pass filter effect of trace which is modeled into low pass filter.
    The high frequency harmonics make wave be sqaure.

    Good luck.


    Originally posted in cdnusers.org by imsong
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information