• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Generating a back annotate file using File/Export logic...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 163
  • Views 636
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generating a back annotate file using File/Export logic/netlist Other - Problems

Lennie
Lennie over 6 years ago

I have a pcb file that I swapped a number of functions(gates).

When I run File/Export logic/netlist Other on the pcb file that I swapped gates against the original pcb file I get errors in the log file as shown below. Any ideas what the error means or how to fix it ?

I even saved the updated pcb file and loaded the original netlist and get these errors.

Warning TF-13266 not matched in START database!
Warning TF-13265 not matched in START database!

ETC.

Thanks

  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information