• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. HSPICE TDR Simulation

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 164
  • Views 13696
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

HSPICE TDR Simulation

archive
archive over 17 years ago

Hello, I am a new member, I am working in TDR simulation since two month ago. I can simulate with HSPICE, but I have problems with wrong spice models, RLGC VIA. I don't achieve real simulations. Which is your experience?


Originally posted in cdnusers.org by TuroNETa
  • Cancel
  • archive
    archive over 17 years ago

    Anybody? I cannot believe it.


    Originally posted in cdnusers.org by TuroNETa
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    What do you mean? I can't understand. What is wrong spice models and real simulations?


    Originally posted in cdnusers.org by imsong
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information