• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Soldermask Clearance On Planes Causes Increased Pad Siz...

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 168
  • Views 17489
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Soldermask Clearance On Planes Causes Increased Pad Size

aemeehan
aemeehan over 6 years ago

We always have in our designs situations where one pin of a row of SMD discretes (mostly 0201's) is tied to a solid plane of copper with no thermals. Over the years, our fab houses flag this and have requested to adjust the mask opening on the plane connection to make it smaller so that it doesn't become a larger 'pad' than the other side of the discrete. We've had this done this successfully over the years. The question has arisen whether we could make this adjustment ourselves within Allegro so that the fab house doesn't have to do it. I can't think of a quick and easy way to do this. How does everyone else accomplish this? Thanks for any insight you can offer.

  • Cancel
Parents
  • CadAce2K
    CadAce2K over 6 years ago

    Thermally relieve the discretes, so that the GND pads actually show. (e.g. tie the pads to GND with a large copper trace, essentially 'pouring' them as you've done historically) That way the fab shop sees a pad on each side of the discrete and opens the soldermask equally on both sides. Your problem should go away, with little changes to your process. Thermally relieving the GND pad should not affect any performance.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • UlfK
    UlfK over 6 years ago in reply to CadAce2K

    ...Except when doing RF layout where thermals add a small parasitic to the C or L. For LF work its OK, but for RF/uWave it may not be a good idea.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • UlfK
    UlfK over 6 years ago in reply to CadAce2K

    ...Except when doing RF layout where thermals add a small parasitic to the C or L. For LF work its OK, but for RF/uWave it may not be a good idea.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information